Browse Source

Makefile: Use standard make variables and recipes

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
pull/7/head
Andrew Jeffery 3 years ago
parent
commit
e4e40304e0
1 changed files with 3 additions and 10 deletions
  1. +3
    -10
      Makefile

+ 3
- 10
Makefile View File

@ -1,29 +1,22 @@
CCFLAGS = -Wall -Wshadow -O2 -g
LFLAGS = -lm
LDLIBS = -lm
all: test example1 example2 example3 example4
test: test.o genann.o
$(CC) $(CCFLAGS) -o $@ $^ $(LFLAGS)
./$@
check: test
./$^
example1: example1.o genann.o
$(CC) $(CCFLAGS) -o $@ $^ $(LFLAGS)
example2: example2.o genann.o
$(CC) $(CCFLAGS) -o $@ $^ $(LFLAGS)
example3: example3.o genann.o
$(CC) $(CCFLAGS) -o $@ $^ $(LFLAGS)
example4: example4.o genann.o
$(CC) $(CCFLAGS) -o $@ $^ $(LFLAGS)
.c.o:
$(CC) -c $(CCFLAGS) $< -o $@
clean:


Loading…
Cancel
Save